33
/
AIzaSyAYiBZKx7MnpbEhh9jyipgxe19OcubqV5w
September 30, 2024
Public Timelines
Menu
Public Timelines
FAQ
Public Timelines
FAQ
For education
For educational institutions
For teachers
For students
Cabinet
For educational institutions
For teachers
For students
Open cabinet
Create
Close
Create a timeline
Public timelines
Library
FAQ
Edit
Download
Export
Duplicate
Premium
Embed
Share
CSN221
Category:
Other
Updated:
6 Nov 2017
0
0
335
Contributors
Created by
swapnil negi
Attachments
Comments
Events
Midtem exams started
Midterm exams ended
Completed testing the various units
Presented mid term progress
Designed the datapath
Created the remaining modules
Created the testbench
Tested the entire code
Started Brainstorming
Completed the basic design idea.
Started with verilog!
Started coding the processor.
Desinged the ISA.
Designed various components (except Datapath)
Event progress
Project started
Project almost completed, still a long way to go!
About & Feedback
Terms
Privacy
Library
FAQ
Support 24/7
Cabinet
Get premium
Donate
The service accepts bank transfer (ACH, Wire) or cards (Visa, MasterCard, etc). Processed by Stripe.
Secured with SSL
Comments