18
/
en
AIzaSyCYaC8UkdPkQKLFUmpasLV5eC3M802CrcA
Create
Public Timelines
Library
FAQ
Get Premium for free!
Download
Export
Duplicate
Embed
Edit
CSN221
Created by
swapnil negi
Comments
89 views
0
0
Updated
6 Nov 2017
Events
Midtem exams started
Midterm exams ended
Completed testing the various units
Presented mid term progress
Designed the datapath
Created the remaining modules
Created the testbench
Tested the entire code
Started Brainstorming
Completed the basic design idea.
Started with verilog!
Started coding the processor.
Desinged the ISA.
Designed various components (except Datapath)
Event progress
Project started
Project almost completed, still a long way to go!
