33
/es/
AIzaSyAYiBZKx7MnpbEhh9jyipgxe19OcubqV5w
August 1, 2025
Public Timelines
Menu
Public Timelines
FAQ
Public Timelines
FAQ
For education
For educational institutions
For teachers
For students
Cabinet
For educational institutions
For teachers
For students
Open cabinet
Crear
Close
Create a timeline
Public timelines
Library
FAQ
editar
Descargar
Export
Crear una copia
Premium
Insertar en el Sitio Web
Share
CSN221
Category:
Otro
Actualizado:
6 nov 2017
0
0
361
Autores
Created by
swapnil negi
Attachments
Comments
Eventos
Midtem exams started
Midterm exams ended
Completed testing the various units
Presented mid term progress
Designed the datapath
Created the remaining modules
Created the testbench
Tested the entire code
Started Brainstorming
Completed the basic design idea.
Started with verilog!
Started coding the processor.
Desinged the ISA.
Designed various components (except Datapath)
Progreso del evento
Project started
Project almost completed, still a long way to go!
About & Feedback
Acuerdo
Privacidad
Biblioteca
FAQ
Support 24/7
Cabinet
Get premium
Donate
The service accepts bank transfer (ACH, Wire) or cards (Visa, MasterCard, etc). Processed by Stripe.
Secured with SSL
Comments