33
/pt/
AIzaSyAYiBZKx7MnpbEhh9jyipgxe19OcubqV5w
October 1, 2025
Create a timeline
Public Timelines
For education
For educational institutions
For teachers
For students
Cabinet
For educational institutions
For teachers
For students
Open cabinet
FAQ
Receber premium
Close
Create a timeline
Public timelines
Library
FAQ
About & Feedback
Acordo
Privacidade
Biblioteca
FAQ
Support 24/7
Cabinet
Get premium
Donate
The service accepts bank transfer (ACH, Wire) or cards (Visa, MasterCard, etc). Processed by Stripe.
Secured with SSL
Editar
Baixar
Export
Criar uma cópia
Premium
Incorporar ao site
Share
CSN221
Category:
Outro
Atualizado:
6 nov 2017
0
0
390
Autores
Created by
swapnil negi
Attachments
Comments
Eventos
Midtem exams started
Midterm exams ended
Completed testing the various units
Presented mid term progress
Designed the datapath
Created the remaining modules
Created the testbench
Tested the entire code
Started Brainstorming
Completed the basic design idea.
Started with verilog!
Started coding the processor.
Desinged the ISA.
Designed various components (except Datapath)
Progresso do evento
Project started
Project almost completed, still a long way to go!
About & Feedback
Acordo
Privacidade
Biblioteca
FAQ
Support 24/7
Cabinet
Get premium
Donate
The service accepts bank transfer (ACH, Wire) or cards (Visa, MasterCard, etc). Processed by Stripe.
Secured with SSL
Comments